

## **FDD6670A**

# 30V N-Channel PowerTrench<sup>o</sup> MOSFET

### **General Description**


This N-Channel MOSFET has been designed specifically to improve the overall efficiency of DC/DC converters using either synchronous or conventional switching PWM controllers. It has been optimized for low gate charge, low  $R_{\text{DS}(\text{ON})}$ , fast switching speed and extremely low  $R_{\text{DS}(\text{ON})}$  in a small package.


### **Applications**

- DC/DC converter
- Motor Drives

### **Features**

- 66 A, 30 V  $R_{DS(ON)} = 8 \ m\Omega \ @ \ V_{GS} = 10 \ V$   $R_{DS(ON)} = 10 \ m\Omega \ @ \ V_{GS} = 4.5 \ V$
- · Low gate charge
- · Fast Switching
- High performance trench technology for extremely low  $R_{\text{OS}(\text{ON})}$





Absolute Maximum Ratings T<sub>A</sub>=25°C unless otherwise noted

Symbol	Parameter			Ratings	Units
$V_{\text{DSS}}$	Drain-Source Voltage			30	V
$V_{GSS}$	Gate-Source Voltage			±20	V
I <sub>D</sub>	Continuous Drain Current	@T <sub>C</sub> =25°C	(Note 3)	66	Α
		@T <sub>A</sub> =25°C	(Note 1a)	15	
		Pulsed	(Note 1a)	100	
P <sub>D</sub>	Power Dissipation	@T <sub>C</sub> =25°C	(Note 3)	63	W
		@T <sub>A</sub> =25°C	(Note 1a)	3.2	
		@T <sub>A</sub> =25°C	(Note 1b)	1.3	
T <sub>J</sub> , T <sub>STG</sub>	Operating and Storage Junction Temperature Range			−55 to +175	°C

### **Thermal Characteristics**

R <sub>θJC</sub>	Thermal Resistance, Junction-to-Case	(Note 1)	2.4	°C/W
$R_{\theta JA}$	Thermal Resistance, Junction-to-Ambient	(Note 1a)	40	
R <sub>θJA</sub>		(Note 1b)	96	

**Package Marking and Ordering Information** 

Device Marking	Device	Package	Reel Size	Tape width	Quantity
FDD6670A	FDD6670A	D-PAK (TO-252)	13"	12mm	2500 units

Symbol	Parameter	Test Conditions	Min	Тур	Max	Units
Drain-Sc	ource Avalanche Ratings (Not	ne 2)				
E <sub>AS</sub>	Drain-Source Avalanche Energy	Single Pulse, V <sub>DD</sub> = 15 V, I <sub>D</sub> = 66 A			67	mJ
I <sub>AS</sub>	Drain-Source Avalanche Current				66	Α
Off Char	acteristics					
BV <sub>DSS</sub>	Drain-Source Breakdown Voltage	$V_{GS} = 0 \text{ V}, \qquad I_{D} = 250 \mu\text{A}$	30			V
$\frac{\Delta BV_{DSS}}{\Delta T_{J}}$	Breakdown Voltage Temperature Coefficient	$I_D$ = 250 $\mu$ A,Referenced to 25°C		26		mV/°C
I <sub>DSS</sub>	Zero Gate Voltage Drain Current	$V_{DS} = 24 \text{ V}, \qquad V_{GS} = 0 \text{ V}$			1	μΑ
I <sub>GSS</sub>	Gate-Body Leakage	$V_{GS} = \pm 20 \text{ V},  V_{DS} = 0 \text{ V}$			±100	nA
On Char	acteristics (Note 2)					
$V_{GS(th)}$	Gate Threshold Voltage	$V_{DS} = V_{GS}$ , $I_D = 250 \mu A$	1	1.8	3	V
$\Delta V_{GS(th)}$ $\Delta T_{J}$	Gate Threshold Voltage Temperature Coefficient	$I_D$ = 250 $\mu$ A,Referenced to 25°C		<del>-</del> 5		mV/°C
R <sub>DS(on)</sub>	Static Drain–Source On–Resistance	$V_{GS} = 10 \text{ V},  I_D = 15 \text{ A}$ $V_{GS} = 4.5 \text{ V},  I_D = 13 \text{ A}$ $V_{GS} = 10 \text{ V},  I_D = 15 \text{ A,T}_J = 125^{\circ}\text{C}$		6.3 7.9 9.5	8 10 13	mΩ
I <sub>D(on)</sub>	On-State Drain Current	$V_{GS} = 10 \text{ V},  V_{DS} = 5 \text{ V}$	50			Α
<b>g</b> <sub>FS</sub>	Forward Transconductance	$V_{DS} = 10 \text{ V}, \qquad I_{D} = 15 \text{ A}$		60		S
Dynamic	Characteristics					
C <sub>iss</sub>	Input Capacitance			1755		pF
Coss	Output Capacitance	$V_{DS} = 15 \text{ V},  V_{GS} = 0 \text{ V},$ $f = 1.0 \text{ MHz}$		430		pF
C <sub>rss</sub>	Reverse Transfer Capacitance	1 = 1.0 MHZ		180		pF
R <sub>G</sub>	Gate Resistance	V <sub>GS</sub> = 15 mV, f = 1.0 MHz		1.3		Ω
Switchir	ng Characteristics (Note 2)					
t <sub>d(on)</sub>	Turn-On Delay Time			11	20	ns
t <sub>r</sub>	Turn-On Rise Time	$V_{DD} = 15 \text{ V}, \qquad I_{D} = 1 \text{ A},$		12	21	ns
t <sub>d(off)</sub>	Turn-Off Delay Time	$V_{GS} = 10 \text{ V}, \qquad R_{GEN} = 6 \Omega$		29	47	ns
t <sub>f</sub>	Turn-Off Fall Time			19	34	ns
Q <sub>g</sub>	Total Gate Charge			16	22	nC
Q <sub>gs</sub>	Gate-Source Charge	$V_{DS} = 15V$ , $I_{D} = 15 A$ , $V_{GS} = 5 V$		4.6		nC
$Q_{gd}$	Gate-Drain Charge	7 vgs - 5 v		6.2		nC

ns

nC

#### **Electrical Characteristics** $T_{A} = 25$ °C unless otherwise noted **Symbol Parameter** Min Max Units **Test Conditions** Typ **Drain-Source Diode Characteristics and Maximum Ratings** Maximum Continuous Drain-Source Diode Forward Current 2.3 Α Drain-Source Diode Forward Voltage $V_{\text{SD}}$ $V_{GS} = 0 \text{ V}, \quad I_{S} = 2.3 \text{ A}$ 0.74 1.2 ٧

### Q<sub>rr</sub> Notes:

 $t_{\rm rr}\,$ 


R<sub>8JA</sub> is the sum of the junction-to-case and case-to-ambient thermal resistance where the case thermal reference is defined as the solder mounting surface of
the drain pins. R<sub>8JC</sub> is guaranteed by design while R<sub>8CA</sub> is determined by the user's board design.

 $I_F = 15 \text{ A}, dI_F/dt = 100 \text{ A/}\mu\text{s}$ 



Diode Reverse Recovery Time

Diode Reverse Recovery Charge



28

18

Scale 1:1 on letter size paper

- 2. Pulse Test: Pulse Width < 300µs, Duty Cycle < 2.0%
- 3. Maximum current is calculated as:  $\sqrt{\frac{P_D}{R_{DS(ON)}}}$

where  $P_D$  is maximum power dissipation at  $T_C$  = 25°C and  $R_{DS(on)}$  is at  $T_{J(max)}$  and  $V_{GS}$  = 10V. Package current limitation is 21A

### **Typical Characteristics**




Figure 1. On-Region Characteristics




Figure 2. On-Resistance Variation with Drain Current and Gate Voltage




Figure 3. On-Resistance Variation withTemperature




Figure 4. On-Resistance Variation with Gate-to-Source Voltage




Figure 5. Transfer Characteristics





Figure 6. Body Diode Forward Voltage Variation with Source Current and Temperature

### **Typical Characteristics**








Figure 7. Gate Charge Characteristics








Figure 9. Maximum Safe Operating Area

Figure 10. Single Pulse Maximum Power Dissipation




Figure 11. Transient Thermal Response Curve

Thermal characterization performed using the conditions described in Note 1b. Transient thermal response will change depending on the circuit board design.

#### **TRADEMARKS**

The following are registered and unregistered trademarks Fairchild Semiconductor owns or is authorized to use and is not intended to be an exhaustive list of all such trademarks.

 $ACEx^{TM}$ PowerSaver™ **FAST®** ISOPLANAR™ SuperSOT™-8 ActiveArray™  $\mathsf{PowerTrench}^{\circledR}$ SyncFET™  $FASTr^{\intercal_{M}}$ LittleFET™ Bottomless™ FPS™ QFET<sup>®</sup> TinyLogic<sup>®</sup> MICROCOUPLER™ TINYOPTO™ Build it Now™  $MicroFET^{TM}$ QSTM FRFET™ TruTranslation™ CoolFET™ MicroPak™ QT Optoelectronics™ GlobalOptoisolator™  $CROSSVOLT^{TM}$ MICROWIRE™ Quiet Series™ UHC™  $\mathsf{GTO}^\mathsf{TM}$  $\mathsf{UltraFET}^{\circledR}$ RapidConfigure™  $\mathsf{DOME}^\mathsf{TM}$ MSX™ HiSeC™  $\mathsf{EcoSPARK}^{\mathsf{TM}}$ RapidConnect™ UniFET™  $MSXPro^{TM}$  $I^2C^{TM}$ E<sup>2</sup>CMOS<sup>TM</sup>  $OCX^{TM}$ uSerDes™  $VCX^{TM}$ i-Lo™ SILENT SWITCHER® EnSigna™  $OCXPro^{TM}$ Wire™ ImpliedDisconnect™  $\mathsf{OPTOLOGIC}^{\circledR}$ SMART START™ FACT™ IntelliMAX™ OPTOPLANAR™ SPM™ FACT Quiet Series™ PACMAN™ Stealth™ Across the board. Around the world.™  $POP^{TM}$ SuperFET™ The Power Franchise® Power247™ SuperSOT™-3 Programmable Active Droop™ SuperSOT™-6 PowerEdge™

#### DISCLAIMER

FAIRCHILD SEMICONDUCTOR RESERVES THE RIGHT TO MAKE CHANGES WITHOUT FURTHER NOTICE TO ANY PRODUCTS HEREIN TO IMPROVE RELIABILITY, FUNCTION OR DESIGN. FAIRCHILD DOES NOT ASSUME ANY LIABILITY ARISING OUT OF THE APPLICATION OR USE OF ANY PRODUCT OR CIRCUIT DESCRIBED HEREIN; NEITHER DOES IT CONVEY ANY LICENSE UNDER ITS PATENT RIGHTS. NOR THE RIGHTS OF OTHERS.

#### LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF FAIRCHILD SEMICONDUCTOR CORPORATION. As used herein:

- 1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, or (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in significant injury to the
- 2. A critical component is any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

#### PRODUCT STATUS DEFINITIONS

#### Definition of Terms

Datasheet Identification	Product Status	Definition		
Advance Information	Formative or In Design	This datasheet contains the design specifications for product development. Specifications may change in any manner without notice.		
Preliminary	First Production	This datasheet contains preliminary data, and supplementary data will be published at a later date. Fairchild Semiconductor reserves the right to make changes at any time without notice in order to improve design.		
No Identification Needed	Full Production	This datasheet contains final specifications. Fairchild Semiconductor reserves the right to make changes at any time without notice in order to improve design.		
Obsolete	Not In Production	This datasheet contains specifications on a product that has been discontinued by Fairchild semiconductor. The datasheet is printed for reference information only.		

Rev. I16